描述：
350>
,
,
Full memory and analog operation down to 1.71 volts for extended battery life
,
,
Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes
,
,
Low-power timer for continual system operation in reduced power state
,
,Flash, SRAM and FlexMemory
,
,
256 KB - 512 KB flash. Fast access, high reliability with four-level security protection
,
,
64 KB-128 KB of SRAM
,
,
FlexMemory: 32 bytes-4KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, upto 256 KB can be used for extra program code, data or EEPROM backup
,
,Mixed-Signal Capability
,
,
Two high-speed 16-bit analog-to-digital-converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering
,
,
Up two 12-bit digital-to-analog-converter (DAC) for analog waveform generation for audio applications
,
,
Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state
,
,
Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost
,
,Performance
,
,
ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions
,
,
16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput
,
,
Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth
,
,
Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines
,
,Timing and Control
,
,
Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control
,
,
Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block
,
,Human-Machine Interface
,
,
Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces up to 5 mm thick
,
,Connectivity and Communications
,
,
IEEE 1588 Ethernet MAC with hardware time stamping provides precision clock synchronization for real-time industrial control
,
,
USB 2.0 On-The-Go (full speed). Device charge detect optimizes charging current/time for portable USB devices enabling longer battery life. Low-voltage regulator supplies up to 120 mA off chip at 3.3 volts to power external comp">
The K60 MCU family includes IEEE 1588 Ethernet, full-speed USB 2.0 On-The-Go with device charge detect capability, hardware encryption and tamper detection capabilities. Devices start from 256 KB of flash in 100-pin LQFP packages extending up to 512 MB in a 144-pin MAPBGA package with a rich suite of analog, communication, timing and control peripherals.
,Features,Ultra-Low-Power
,
,
10 low-power modes with power and clock gating for optimal peripheral activity and recovery times. Stop currents down to 2 µA, and run currents of <350 181="" a="" mhz="" with="" 4="" s="" wake-up="" from="" stop="" mode="" 10="">350>
,
,
Full memory and analog operation down to 1.71 volts for extended battery life
,
,
Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes
,
,
Low-power timer for continual system operation in reduced power state
,
,Flash, SRAM and FlexMemory
,
,
256 KB - 512 KB flash. Fast access, high reliability with four-level security protection
,
,
64 KB-128 KB of SRAM
,
,
FlexMemory: 32 bytes-4KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, upto 256 KB can be used for extra program code, data or EEPROM backup
,
,Mixed-Signal Capability
,
,
Two high-speed 16-bit analog-to-digital-converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering
,
,
Up two 12-bit digital-to-analog-converter (DAC) for analog waveform generation for audio applications
,
,
Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state
,
,
Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost
,
,Performance
,
,
ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions
,
,
16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput
,
,
Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth
,
,
Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines
,
,Timing and Control
,
,
Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control
,
,
Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block
,
,Human-Machine Interface
,
,
Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces up to 5 mm thick
,
,Connectivity and Communications
,
,
IEEE 1588 Ethernet MAC with hardware time stamping provides precision clock synchronization for real-time industrial control
,
,
USB 2.0 On-The-Go (full speed). Device charge detect optimizes charging current/time for portable USB devices enabling longer battery life. Low-voltage regulator supplies up to 120 mA off chip at 3.3 volts to power external comp
产品分类
其他片上系统
2012- 2022 拍明芯城ICZOOM.com 版权所有 客服热线：400-693-8369 (9:00-18:00)
