您现在的位置：首页 > 技术方案 >通信与网络 > 基于TI公司应用于DSO,雷达和5G无线无线测试仪的多路JESD204B设计方案

基于TI公司应用于DSO,雷达和5G无线无线测试仪的多路JESD204B设计方案

来源：中电网

2018-09-20

类别：通信与网络

465

拍明

原标题：TI多路JESD204B兼容15GHz时钟参考设计TIDA-01021

　　TI公司的TIDA-01021是用于DSO,雷达和5G无线测试仪的多路JESD204B兼容15GHz时钟参考设计,可产生10MHz到15GHz时钟和用于JESD204B接班口的SYSRE,15GHz时的1KHz失调相位噪音小于–104 dBc/Hz,采用ADC12DJ3200高速转换器评估板EVM可使板-板时钟偏移小于10ps,5.25GHz输入信号时的SNR为49.6dB,主要用在高性能示波器,相阵列雷达,无线通信测试仪和直接取样软件定义无线电.本文介绍了参考设计TIDA-01021主要特性和系统指标,多种性能测量建立图,以及电路图,材料清单和PCB设计图.

　　Multichannel JESD204B 15-GHz Clocking ReferenceDesign for DSO, Radar, and 5G Wireless Testers.The TIDA-01021 design is capable of supporting twohigh-speed channels on separate boards by using TI’sLMX2594 wideband PLL with integrated VCOs togenerate a 10-MHz to 15-GHz clock and SYSREF forJESD204B interfaces. The 10-kHz offset phase noiseis < –104 dBc/Hz for a 15-GHz clock frequency. ThisTI Design uses TI ’s ADC12DJ3200 high-speedconverter EVMs to achieve a board-to-board clock skew of < 10 ps and an SNR of 49.6 dB with a 5.25-GHz input signal. All key design theories aredescribed, guiding users through the part selectionprocess and design optimization. Finally, this referencedesign presents schematics, board layout, hardware testing, and results.

　　Clocking solutions for high-speed GSPS direct RF sampling signal chains are critical to achieve high SNRand low channel-to-channel skew. This reference design demonstrates a multichannel phasesynchronizedclocking platform that can be used in applications such as DSO, phased array radars, and5G wireless testers. Using the LMX2594 frequency synthesizer for DEVCLK and SYSREF generation, thisTI Design can clock JESD204B data converters. Furthermore, by using the LMK04828 to generate theFPGA clocks and SYSREF signals, multiple channels can be supported.

　　In this solution, two LMX2594 devices receive a 100-MHz VCXO reference signal through the LMK04828and generate phase synchronized DEVCLK (sampling clock) and SYSREF for two high-speed signalchains. The LMK04828 clock jitter cleaner generates independent SYSREFREQ signal and SYNC signalto both LMX2594 devices for SYSREF generation. The LMK04828 generates FPGA device clocks foreach channel that are synchronized to the respective SYSREFREQ outputs.

　　High-performance multichannel digital storage oscilloscopes require a signal chain with a wideband analogfront end, high SNR, and low channel-to-channel skew. The ADC12DJ3200 ADC is well suited for theserequirements. The clocking solution described in this TI Design provides an optimum solution for clockingthe ADC12DJ3200 ADCs to achieve high SNR and low channel-to-channel skew.

　　Wireless tester equipment use multichannel receivers for testing cellular and MIMO devices. Wirelesstesters require high dynamic range and wideband receivers to test 3G and later wireless standardscompliant equipment. The ADC12DJ3200 is well suited for the multichannel receiver requirements of thewireless testers. The clocking solution described in this TI Design supplements a high-performance signalchain solution based on multiple ADC12DJ3200 ADCs to achieve a low time skew between channelsproviding both high dynamic range and wide receiver.

　　Phased array radar applications need a high dynamic range, wide receiver bandwidth, low latency, andgood synchronization between the channels. The signal chain solution based on the LMX2594,ADC12DJ3200, and LMK04828 devices are able to achieve optimum performance for phased array radarapplications.

　　Direct RF-sampling software-defined radio (SDR) technology needs multiple channels, high dynamicrange, highly re-configurable receiver bandwidth, and wide input frequency range. This TI Design canmeet the requirements of the high-performance SDRs in terms of multichannel, dynamic range, andreconfigurability.