0 卖盘信息
BOM询价
您现在的位置: 首页 > 技术方案 >汽车电子 > 基于Atmel AT32UC3C2512C主控芯片的汽车通信模块接口解决方案

基于Atmel AT32UC3C2512C主控芯片的汽车通信模块接口解决方案

2017-08-22
类别:汽车电子
eye 1711
文章创建人 拍明


定制开发

应用领域:汽车电子

方案类型:原型方案

主控芯片:AT32UC3C2512C

方案概述

有了不同通信接口的组合,Atmel MCU 非常适合于连接汽车通信模块与音频/视频网络(如以太网)和控制网络(如 CAN 或 LIN)。在汽车方面,Atmel MCU 可以使用音频/视频网络接口(以太网 MAC)和车辆控制接口(CAN 和 LIN),同时您可以通过集成式 USB 控制器(包括集成式 PHY)来支持汽车通信模块连接。您可以使用 Atmel 系统基础芯片 (SBC) 提供所需的车辆控制网络收发器和稳压器。

基于Atmel AT32UC3C2512C主控芯片的汽车通信模块接口解决方案.jpg

特性和优势

已在汽车中验证合格 — Atmel® 汽车微控制器已在汽车中验证完全合格 (AEC Q100),可以在不同的温度范围内使用,某些设备运行时能够耐受高达 150℃ 的环境温度 (AECQ100 Grade0)。

“零缺陷”品质 — Atmel 微控制器经过完善的设计,可满足 OEM 的零缺陷品质要求。

产品种类齐全 — 我们的微控制器种类齐全,从 8 位 AVR 微控制器到 32 位设备应有尽有,可提供贴合您应用需求的技术功能、高级架构以及可靠设计。产品组合同时支持 LIN 和 CAN 通信,也支持在车内开始使用 USB 和以太网。此产品组合还包括完整的系统级封装 (SiP) 解决方案,将微控制器、稳压器、网络接口和其他特色功能集成为一个封装,既经济高效又节约空间。

性能/功效卓著 — 利用历史悠久的实时系统和低功耗技术。Atmel 在整个微控制器产品组合中均采用了架构功能(例如直接存储器访问 (DMA) 和事件支持)以及复杂的外设(例如外设触摸控制器),提供的产品既能满足苛刻性能要求,又能在紧张的电力预算范围内运行。

完善开发生态系统 — 所有的微控制器均由一套完整的开发工具提供支持,其中包括一个基于 Atmel Studio 的低成本选项,它为整个产品组合提供公共环境。此外,第三方还提供生产质量软件,以在需要时完善开发生态系统。

基于Atmel AT32UC3C2512C主控芯片的汽车通信模块接口解决方案.jpg

AT32UC3C2512C

32-bit AVR flash microcontroller featuring 512KB Flash, 64KB SRAM is designed for industrial and automotive control applications, optimized for fast communication and motor control. The device family features a floating point unit, FlashVault code protection, single or dual CAN interfaces, dual LIN interfaces, USB with OTG, PWM with dead-time insertion, a 16 channel 12-bit ADC with dual sample-and-hold circuit for simultaneous sampling of 2 signals, a 2 channel 1.5 Msps 12-bit analog DAC. Designed with the multi-layered databus, 64KB on-chip SRAM with dual interfaces, the AT32UC3C offers an outstanding data throughput.

The AT32UC3C Event System provides a connection between on-chip peripherals to off-load the CPU, saves power consumption and provides a 100% deterministic response to external and internal events.

AT32UC3C2512C参数值

Flash (kBytes):512 kBytes

Pin Count:64

Max. Operating Freq. (MHz):66 MHz

CPU:32-bit AVR

# of Touch Channels:32

Hardware QTouch Acquisition:No

Max I/O Pins:45

Ext Interrupts:64

USB Transceiver:1

Quadrature Decoder Channels:1

USB Speed:Full Speed

USB Interface:Device + OTG

SPI:5

TWI (I2C):2

UART:4

CAN:2

LIN:4

SSC:1

Ethernet:1

Graphic LCD:No

Video Decoder:No

Camera Interface:No

ADC Channels:11

ADC Resolution (bits):12

ADC Speed (ksps):2000

ADC Gain Stage:Yes

Analog Comparators:2

Resistive Touch Screen:No

DAC Channels:2

DAC Resolution (bits):12

Temp. Sensor:No

Crypto Engine:No

SRAM (kBytes):68

EEPROM (Bytes):0

Self Program Memory:Yes

External Bus Interface:0

DRAM Memory:No

NAND Interface:No

picoPower:No

Temp. Range (deg C):-40 to 85

I/O Supply Class:3.0 to 3.6 or 4.5 to 5.5

Operating Voltage (Vcc):3.0 to 3.6 or 4.5 to 5.5

FPU:Yes

MPU / MMU:Yes / No

Timers:3

Output Compare Channels:13

Input Capture Channels:6

PWM Channels:14

32kHz RTC:Yes

Calibrated RC Oscillator:Yes

Watchdog:Yes

Debug Interface:JTAG

I2S:Yes

RTC:Counter

Diff. ADC Inputs:11

Series:C Series

AT32UC3C2512C应用

Home Appliances

电机控制

Lighting

HID 镇流器

LED 镇流器

荧光灯镇流器

照明控制

Smart Energy

电表

家庭显示装置

煤气表和水表

数据集中器


AT32UC3C2512CFeatures

• High Performance, Low Power 32-bit AVR® Microcontroller

– Compact Single-cycle RISC Instruction Set Including DSP Instruction Set

– Built-in Floating-Point Processing Unit (FPU)

– Read-Modify-Write Instructions and Atomic Bit Manipulation

– Performing 1.49 DMIPS / MHz

• Up to 91 DMIPS Running at 66 MHz from Flash (1 Wait-State)

• Up to 49 DMIPS Running at 33 MHz from Flash (0 Wait-State)

– Memory Protection Unit

• Multi-hierarchy Bus System

– High-Performance Data Transfers on Separate Buses for Increased Performance

– 16 Peripheral DMA Channels Improves Speed for Peripheral Communication

• Internal High-Speed Flash

– 512 Kbytes, 256 Kbytes, 128 Kbytes, 64 Kbytes Versions

– Single Cycle Access up to 33 MHz

– FlashVault™ Technology Allows Pre-programmed Secure Library Support for End

User Applications

– Prefetch Buffer Optimizing Instruction Execution at Maximum Speed

– 100,000 Write Cycles, 15-year Data Retention Capability

– Flash Security Locks and User Defined Configuration Area

• Internal High-Speed SRAM, Single-Cycle Access at Full Speed

– 64 Kbytes (512 KB and 256 KB Flash), 32 Kbytes (128 KB Flash), 16 Kbytes (64 KB

Flash)

– 4 Kbytes on the Multi-Layer Bus System (HSB RAM)

• External Memory Interface on AT32UC3C0 Derivatives

– SDRAM / SRAM Compatible Memory Bus (16-bit Data and 24-bit Address Buses)

• Interrupt Controller

– Autovectored Low Latency Interrupt Service with Programmable Priority

• System Functions

– Power and Clock Manager

– Internal 115KHz (RCSYS) and 8MHz/1MHz (RC8M) RC Oscillators

– One 32 KHz and Two Multipurpose Oscillators

– Clock Failure detection

– Two Phase-Lock-Loop (PLL) allowing Independent CPU Frequency from USB or

CAN Frequency

• Windowed Watchdog Timer (WDT)

• Asynchronous Timer (AST) with Real-Time Clock Capability

– Counter or Calendar Mode Supported

• Frequency Meter (FREQM) for Accurate Measuring of Clock Frequency

• Ethernet MAC 10/100 Mbps interface

– 802.3 Ethernet Media Access Controller

– Supports Media Independent Interface (MII) and Reduced MII (RMII)

• Universal Serial Bus (USB)

– Device 2.0 and Embedded Host Low Speed and Full Speed

– Flexible End-Point Configuration and Management with Dedicated DMA Channels

– On-chip Transceivers Including Pull-Ups

• One 2-channel Controller Area Network (CAN)

– CAN2A and CAN2B protocol compliant, with high-level mailbox system

– Two independent channels, 16 Message Objects per Channel 32117DS–AVR–01/12

32-bit AVR®

Microcontroller

AT32UC3C0512C

AT32UC3C0256C

AT32UC3C0128C

AT32UC3C064C

AT32UC3C1512C

AT32UC3C1256C

AT32UC3C1128C

AT32UC3C164C

AT32UC3C2512C

AT32UC3C2256C

AT32UC3C2128C

AT32UC3C264C

Summary232117DS–AVR-01/12AT32UC3C

• One 4-Channel 20-bit Pulse Width Modulation Controller (PWM)

– Complementary outputs, with Dead Time Insertion

– Output Override and Fault Protection

• Two Quadrature Decoders

• One 16-channel 12-bit Pipelined Analog-To-Digital Converter (ADC)

– Dual Sample and Hold Capability Allowing 2 Synchronous Conversions

– Single-Ended and Differential Channels, Window Function

• Two 12-bit Digital-To-Analog Converters (DAC), with Dual Output Sample System

• Four Analog Comparators

• Six 16-bit Timer/Counter (TC) Channels

– External Clock Inputs, PWM, Capture and Various Counting Capabilities

• One Peripheral Event Controller

– Trigger Actions in Peripherals Depending on Events Generated from Peripherals or from Input Pins

– Deterministic Trigger

– 34 Events and 22 Event Actions

• Five Universal Synchronous/Asynchronous Receiver/Transmitters (USART)

– Independent Baudrate Generator, Support for SPI, LIN, IrDA and ISO7816 interfaces

– Support for Hardware Handshaking, RS485 Interfaces and Modem Line

• Two Master/Slave Serial Peripheral Interfaces (SPI) with Chip Select Signals

• One Inter-IC Sound (I2S) Controller

– Compliant with I2S Bus Specification

– Time Division Multiplexed mode

• Three Master and Three Slave Two-Wire Interfaces (TWI), 400kbit/s I2

C-compatible

• QTouch® Library Support

– Capacitive Touch Buttons, Sliders, and Wheels

– QTouch® and QMatrix® Acquisition

• On-Chip Non-intrusive Debug System

– Nexus Class 2+, Runtime Control, Non-Intrusive Data and Program Trace

– aWire™ single-pin programming trace and debug interface muxed with reset pin

– NanoTrace™ provides trace capabilities through JTAG or aWire interface

• 3 package options

– 64-pin QFN/TQFP (45 GPIO pins)

– 100-pin TQFP (81 GPIO pins)

– 144-pin LQFP (123 GPIO pins)

• Two operating voltage ranges:

– Single 5V Power Supply

– Single 3.3V Power Supply

AT32UC3C2512CDescription

The AT32UC3C is a complete System-On-Chip microcontroller based on the AVR32UC RISCprocessor running at frequencies up to 66 MHz. AVR32UC is a high-performance 32-bit RISCmicroprocessor core, designed for cost-sensitive embedded applications, with particular emphasison low power consumption, high code density and high performance.The processor implements a Memory Protection Unit (MPU) and a fast and flexible interrupt controller

for supporting modern operating systems and real-time operating systems. Using theSecure Access Unit (SAU) together with the MPU provides the required security and integrity.Higher computation capabilities are achievable either using a rich set of DSP instructions orusing the floating-point instructions.The AT32UC3C incorporates on-chip Flash and SRAM memories for secure and fast access.For applications requiring additional memory, an external memory interface is provided on

AT32UC3C0 derivatives.The Memory Direct Memory Access controller (MDMA) enables transfers of block of data frommemories to memories without processor involvement.

The Peripheral Direct Memory Access (PDCA) controller enables data transfers between peripheralsand memories without processor involvement. The PDCA drastically reduces processingoverhead when transferring continuous and large data streams.The AT32UC3C incorporates on-chip Flash and SRAM memories for secure and fast access.

The FlashVault technology allows secure libraries to be programmed into the device. The securelibraries can be executed while the CPU is in Secure State, but not read by non-secure softwarein the device. The device can thus be shipped to end custumers, who are able to program theirown code into the device, accessing the secure libraries, without any risk of compromising theproprietary secure code.

The Power Manager improves design flexibility and security. Power monitoring is supported byon-chip Power-On Reset (POR), Brown-Out Detectors (BOD18, BOD33, BOD50). The CPUruns from the on-chip RC oscillators, the PLLs, or the Multipurpose Oscillators. The AsynchronousTimer (AST) combined with the 32 KHz oscillator keeps track of the time. The AST canoperate in counter or calendar mode.

The device includes six identical 16-bit Timer/Counter (TC) channels. Each channel can be independentlyprogrammed to perform frequency measurement, event counting, intervalmeasurement, pulse generation, delay timing, and pulse width modulation.The PWM module provides four channels with many configuration options including polarity,

edge alignment and waveform non overlap control. The PWM channels can operate independently,with duty cycles set independently from each other, or in interlinked mode, with multiplechannels updated at the same time. It also includes safety feature with fault inputs and the abilityto lock the PWM configuration registers and the PWM pin assignment.

The AT32UC3C also features many communication interfaces for communication intensiveapplications. In addition to standard serial interfaces like UART, SPI or TWI, other interfaces likeflexible CAN, USB and Ethernet MAC are available. The USART supports different communicationmodes, like SPI mode and LIN mode.

The Inter-IC Sound Controller (I2SC) provides a 5-bit wide, bidirectional, synchronous, digitalaudio link with off-chip audio devices. The controller is compliant with the I2S bus specification.

432117DS–AVR-01/12AT32UC3C

The Full-Speed USB 2.0 Device interface supports several USB Classes at the same timethanks to the rich End-Point configuration. The On-The-GO (OTG) Host interface allows devicelike a USB Flash disk or a USB printer to be directly connected to the processor.The media-independent interface (MII) and reduced MII (RMII) 10/100 Ethernet MAC moduleprovides on-chip solutions for network-connected devices.

The Peripheral Event Controller (PEVC) allows to redirect events from one peripheral or frominput pins to another peripheral. It can then trigger, in a deterministic time, an action inside aperipheral without the need of CPU. For instance a PWM waveform can directly trigger an ADC capture, hence avoiding delays due to software interrupt processing.

The AT32UC3C features analog functions like ADC, DAC, Analog comparators. The ADC interface is built around a 12-bit pipelined ADC core and is able to control two independent 8-channel or one 16-channel. The ADC block is able to measure two different voltages sampled at the same time. The analog comparators can be paired to detect when the sensing voltage is within or outside the defined reference window.

Atmel offers the QTouch library for embedding capacitive touch buttons, sliders, and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and included fully debounced reporting of touch keys and includes Adjacent Key Suppression® (AKS®) technology for unambiguous detection of key events. The easy-to-use QTouch Suite toolchain allows you to explore, develop, and debug your own touch applications.

AT32UC3C integrates a class 2+ Nexus 2.0 On-Chip Debug (OCD) System, with non-intrusive real-time trace, full-speed read/write memory access in addition to basic runtime control. The Nanotrace interface enables trace feature for aWire- or JTAG-based debuggers. The single-pin aWire interface allows all features available through the JTAG interface to be accessed through the RESET pin, allowing the JTAG pins to be used for GPIO or peripherals.



责任编辑:Davia

【免责声明】

1、本文内容、数据、图表等来源于网络引用或其他公开资料,版权归属原作者、原发表出处。若版权所有方对本文的引用持有异议,请联系拍明芯城(marketing@iczoom.com),本方将及时处理。

2、本文的引用仅供读者交流学习使用,不涉及商业目的。

3、本文内容仅代表作者观点,拍明芯城不对内容的准确性、可靠性或完整性提供明示或暗示的保证。读者阅读本文后做出的决定或行为,是基于自主意愿和独立判断做出的,请读者明确相关结果。

4、如需转载本方拥有版权的文章,请联系拍明芯城(marketing@iczoom.com)注明“转载原因”。未经允许私自转载拍明芯城将保留追究其法律责任的权利。

拍明芯城拥有对此声明的最终解释权。

相关资讯

方案推荐
基于MC33771主控芯片的新能源锂电池管理系统解决方案

基于MC33771主控芯片的新能源锂电池管理系统解决方案

AMIC110 32位Sitara ARM MCU开发方案

AMIC110 32位Sitara ARM MCU开发方案

基于AMIC110多协议可编程工业通信处理器的32位Sitara ARM MCU开发方案

基于AMIC110多协议可编程工业通信处理器的32位Sitara ARM MCU开发方案

基于展讯SC9820超低成本LTE芯片平台的儿童智能手表解决方案

基于展讯SC9820超低成本LTE芯片平台的儿童智能手表解决方案

基于TI公司的AM437x双照相机参考设计

基于TI公司的AM437x双照相机参考设计

基于MTK6580芯片的W2智能手表解决方案

基于MTK6580芯片的W2智能手表解决方案