0 卖盘信息
BOM询价
您现在的位置: 首页 > 品牌信息 > NXP/FREESCALE

关于NXP/FREESCALE

NXP/FREESCALE

恩智浦半导体使安全更智能的联系和基础设施建设,推进解决方案,让生活变得更容易,更好更安全。随着嵌入式应用的安全连通性解决方案的全球领导者,恩智浦在安全连接车辆驱动创新,端到端的安全与隐私和智能连接解决方案市场。内置超过60年的综合经验和专业知识,公司在35多个国家拥有45000名员工。飞思卡尔半导体已由恩智浦半导体收购。飞思卡尔半导体零件现在是NXP家族的一部分(12月2015)。
为您找到相关结果 51328 43 /1711
KMPC8272ZQMIBA
型号:
KMPC8272ZQMIBA
品牌:
恩智浦/飞思卡尔
产品分类:
其他处理器
描述:
,The MPC850 is a versatile, one-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications. In addition, its lower cost implementation of the MPC860 provides an effective price/performance solution for Networking and Communications applications. The MPC850 is powered by a high-performance embedded MPC8xx core and includes extensive communications and system integration support, simplifying the development effort and decreasing time-to-market. An example of the integration that the MPC850 provides begins with the communications processor module (CPM) which offloads tasks from the embedded MPC8xx core providing increased performance and efficiency over more traditional CPU architectures. Furthermore, the CPM of the MPC850 supports up to seven serial channels, two serial communications controllers (SCCs), one I,2,C port, one universal serial bus channel (USB), including two serial management controllers (SMCs), and one serial peripheral interface (SPI)., View Product Image View Block Diagram,Features, , , 2-Kbyte Instruction Cache , , 1-Kbyte Data Cache , , Instruction and Data MMUs , , Up to 32-Bit Data Bus (Dynamic Bus Sizing for 8,16, and 32 Bits) , , 26 External Address Lines , , Complete Static Design (0-66 MHz Operation) , , Memory Controller (Eight Banks) , , General-Purpose Timers , , System Integration Unit (SIU) , , Interrupts , , Communications Processor Module (CPM) , , Four Baud Rate Generators , , Up to two SCCs (Serial Communication Controller with Ethernet Support) , , One USB Port , , Two SMCs (Serial Management Channels) , , One SPI (Serial Peripheral Interface) , , One I,2,C (Inter-Integrated Circuit) Port , , Time-Slot Assigner , , Parallel I/O Ports (supports UTOPIA) , , PCMCIA Interface , , Low Power Support , , Debug Interface , , 3.3 V Operation , , 3.3 V System Bus Operation , , 256-Pin Ball Grid Array (BGA) , ,
MC68376BGVFT25
型号:
MC68376BGVFT25
品牌:
恩智浦/飞思卡尔
产品分类:
其他单片机
描述:
The 68376 is a highly-integrated 32 bit microcontroller that combines high-performance data manipulation capabilities with powerful peripheral subsystems.This MCU is built up from standard modules that interface through a common intermodule bus (IMB). , The MCU incorporates a 32 bit CPU (CPU32), a System Integration Module (SIM), a Time Processing Unit (TPU), a Queued Serial Module (QSM), a 3.5 Kbyte TPU Emulation RAM Module (TPURAM), a Configurable Timer Module 4 (CTM4), a 10 bit Queued Analog-to-Digital Converter Module (QADC), a 4 Kbyte Static RAM Module (SRAM), a CAN 2.0B Protocol Module (TouCAN™) and a 8 Kbyte Masked ROM (MRM).,Features, , , 32 Bit Archirecture , , Virtual Memory Implementation , , Table Lookup and Interpolate Instruction , , Improved Exception Handling for Controller Applications , , High Level Language Support , , Background Debugging Mode , , Fully Static Operation , , , , External Bus Support , , Programmable Chip Select Outputs , , System Protection Logic , , Watchdog Timer, Clock Monitor and Bus Monitor , , Two 8 bit Dual Function Input/Output Ports , , One 7 bit Dual Function Output Port , , Phase-Locked Loop (PLL) Clock System , , , , Dedicated Micro-Engine Operating Independently of CPU32 , , 16 Independent Programmable Channels and Pins , , Each Channel has an /Event Register Consisting of a 16 bit Capture Register, a 16 Bit, , , Compare Register and a 16 Bit Comparator , Any Channel can Perform Any Time Function , , Each Channel has Six or Eight 16 Bit Parameter Registers , , Each Timer FunctionMay Be Assigned to More Than One Channel , , Two Timer Counter Registers with Programmable Prescalers , , Each Channel Can Be Synchronized to Either or Both Counters , , Selectable Channel Priority Levels , , Two 16 bit modulus counters (MCSM) , , 16 Bit Free-Running Counter (FCSM) , , 4 Double-action capture/compare channels, with PWM mode (DASM) , , 4 Dedicated PWM channels, each having its own 16 bit modulus counter (PWMSM) , , Enhanced serial communication interface (SCI) , , Modulus baud rate generator , , Parity detection , , Queued serial peripheral interface (QSPI) , , 80 byte static RAM to perform queued operations , , Up to 16 automatic transfers , , Continuous cycling, 8 to 16 bits per transfer, LSB or MSB first , , Dual function I/O pins , , 16 Channels internally; up to 41 directly accessible channels with external multiplexing , , Six automatic channel selection and conversion modes , , Two channel scan queues of veriable length, each with a variable number of sub-queues , , 40 Result registers and three result alignment formats , , Programmable input sample time , , Direct control of multiplexers , , Full implementation of CAN protocol specification, version 2.0 A and B , , 16 receive/transmit message buffers of 0 to 8 bytes data length , , Global mask register for message buffers 0 to 13 , , Independent mask registers for message buffers 14 and 15 , , Programmable transmit first scheme: lowest ID or lowest buffer number , , 16 bit free-running timer for message time-stamping , , Low power slee
MK10DN512ZVMB10R
型号:
MK10DN512ZVMB10R
品牌:
恩智浦/飞思卡尔
产品分类:
其他单片机
描述:
350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc"> The K10 MCU family is the entry point into the Kinetis portfolio. Devices start from 128 KB of flash in a small-footprint 80-pin LQFP package extending up to 512 KB in a 144-pin MAPBGA package with a rich suite of analog, communication, timing and control peripherals. Pin compatibility, flexible low-power capabilities and innovative FlexMemory help to solve many of the major pain points for system implementation., ,Features,Ultra-Low-Power , , 10 low-power modes with power and clock gating for optimal peripheral activity and recovery times. Stop currents down to 2 µA, and run currents of <350 181="" a="" mhz="" with="" 4="" s="" wake-up="" from="" stop="" mode="">350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc
PK10DN512VLK10
型号:
PK10DN512VLK10
品牌:
恩智浦/飞思卡尔
产品分类:
其他单片机
描述:
350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc"> The K10 MCU family is the entry point into the Kinetis portfolio. Devices start from 128 KB of flash in a small-footprint 80-pin LQFP package extending up to 512 KB in a 144-pin MAPBGA package with a rich suite of analog, communication, timing and control peripherals. Pin compatibility, flexible low-power capabilities and innovative FlexMemory help to solve many of the major pain points for system implementation., ,Features,Ultra-Low-Power , , 10 low-power modes with power and clock gating for optimal peripheral activity and recovery times. Stop currents down to 2 µA, and run currents of <350 181="" a="" mhz="" with="" 4="" s="" wake-up="" from="" stop="" mode="">350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc
PK10DN512ZVLL10
型号:
PK10DN512ZVLL10
品牌:
恩智浦/飞思卡尔
产品分类:
其他单片机
描述:
350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc"> The K10 MCU family is the entry point into the Kinetis portfolio. Devices start from 128 KB of flash in a small-footprint 80-pin LQFP package extending up to 512 KB in a 144-pin MAPBGA package with a rich suite of analog, communication, timing and control peripherals. Pin compatibility, flexible low-power capabilities and innovative FlexMemory help to solve many of the major pain points for system implementation., ,Features,Ultra-Low-Power , , 10 low-power modes with power and clock gating for optimal peripheral activity and recovery times. Stop currents down to 2 µA, and run currents of <350 181="" a="" mhz="" with="" 4="" s="" wake-up="" from="" stop="" mode="">350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc
PK10DN512ZVMC10
型号:
PK10DN512ZVMC10
品牌:
恩智浦/飞思卡尔
产品分类:
其他单片机
描述:
350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc"> The K10 MCU family is the entry point into the Kinetis portfolio. Devices start from 128 KB of flash in a small-footprint 80-pin LQFP package extending up to 512 KB in a 144-pin MAPBGA package with a rich suite of analog, communication, timing and control peripherals. Pin compatibility, flexible low-power capabilities and innovative FlexMemory help to solve many of the major pain points for system implementation., ,Features,Ultra-Low-Power , , 10 low-power modes with power and clock gating for optimal peripheral activity and recovery times. Stop currents down to 2 µA, and run currents of <350 181="" a="" mhz="" with="" 4="" s="" wake-up="" from="" stop="" mode="">350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc
PK10DN512ZVMD10
型号:
PK10DN512ZVMD10
品牌:
恩智浦/飞思卡尔
产品分类:
其他单片机
描述:
350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc"> The K10 MCU family is the entry point into the Kinetis portfolio. Devices start from 128 KB of flash in a small-footprint 80-pin LQFP package extending up to 512 KB in a 144-pin MAPBGA package with a rich suite of analog, communication, timing and control peripherals. Pin compatibility, flexible low-power capabilities and innovative FlexMemory help to solve many of the major pain points for system implementation., ,Features,Ultra-Low-Power , , 10 low-power modes with power and clock gating for optimal peripheral activity and recovery times. Stop currents down to 2 µA, and run currents of <350 181="" a="" mhz="" with="" 4="" s="" wake-up="" from="" stop="" mode="">350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc
PK10DX256VLQ10
型号:
PK10DX256VLQ10
品牌:
恩智浦/飞思卡尔
产品分类:
其他单片机
描述:
350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc"> The K10 MCU family is the entry point into the Kinetis portfolio. Devices start from 128 KB of flash in a small-footprint 80-pin LQFP package extending up to 512 KB in a 144-pin MAPBGA package with a rich suite of analog, communication, timing and control peripherals. Pin compatibility, flexible low-power capabilities and innovative FlexMemory help to solve many of the major pain points for system implementation., ,Features,Ultra-Low-Power , , 10 low-power modes with power and clock gating for optimal peripheral activity and recovery times. Stop currents down to 2 µA, and run currents of <350 181="" a="" mhz="" with="" 4="" s="" wake-up="" from="" stop="" mode="">350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc
PK10DX256ZVLQ10
型号:
PK10DX256ZVLQ10
品牌:
恩智浦/飞思卡尔
产品分类:
其他单片机
描述:
350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc"> The K10 MCU family is the entry point into the Kinetis portfolio. Devices start from 128 KB of flash in a small-footprint 80-pin LQFP package extending up to 512 KB in a 144-pin MAPBGA package with a rich suite of analog, communication, timing and control peripherals. Pin compatibility, flexible low-power capabilities and innovative FlexMemory help to solve many of the major pain points for system implementation., ,Features,Ultra-Low-Power , , 10 low-power modes with power and clock gating for optimal peripheral activity and recovery times. Stop currents down to 2 µA, and run currents of <350 181="" a="" mhz="" with="" 4="" s="" wake-up="" from="" stop="" mode="">350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB-512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4 KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, up to 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up to two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , ,Connectivity and Communications , , Up to six UARTs with IrDA support including one UART with ISO7816 smart card support. Variety of data size, format and transmission/reception settings supported for multiple industrial communication protoc
PK40DN512ZVLQ10
型号:
PK40DN512ZVLQ10
品牌:
恩智浦/飞思卡尔
产品分类:
其他单片机
描述:
350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB - 512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, upto 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , , Flexible, low-power LCD controller with up to 320 segments (40x8 or 44x4). LCD blink mode enables low average power while remaining in low-power mode. Segment fail detect guards against erroneous readouts and reduces LCD test costs. Frontplane/b"> The K40 MCU family is pin, peripheral and software compatible with the K10 MCU family and adds full-speed USB 2.0 On-The-Go with device charge detect capability and a flexible low-power segment LCD controller with support for up to 320 segments. Devices start from 128 KB of flash in 80-pin LQFP packages extending up to 512 KB in a 144-pin MAPBGA package with a rich suite of analog, communication, timing and control peripherals. ,Features,Ultra-Low-Power , , 10 low-power modes with power and clock gating for optimal peripheral activity and recovery times. Stop currents down to 2 µA, and run currents of <350 181="" a="" mhz="" with="" 4="" s="" wake-up="" from="" stop="" mode="" 10="">350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB - 512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, upto 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , , Flexible, low-power LCD controller with up to 320 segments (40x8 or 44x4). LCD blink mode enables low average power while remaining in low-power mode. Segment fail detect guards against erroneous readouts and reduces LCD test costs. Frontplane/b
PK40DX256ZVLQ10
型号:
PK40DX256ZVLQ10
品牌:
恩智浦/飞思卡尔
产品分类:
其他单片机
描述:
350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB - 512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, upto 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , , Flexible, low-power LCD controller with up to 320 segments (40x8 or 44x4). LCD blink mode enables low average power while remaining in low-power mode. Segment fail detect guards against erroneous readouts and reduces LCD test costs. Frontplane/b"> The K40 MCU family is pin, peripheral and software compatible with the K10 MCU family and adds full-speed USB 2.0 On-The-Go with device charge detect capability and a flexible low-power segment LCD controller with support for up to 320 segments. Devices start from 128 KB of flash in 80-pin LQFP packages extending up to 512 KB in a 144-pin MAPBGA package with a rich suite of analog, communication, timing and control peripherals. ,Features,Ultra-Low-Power , , 10 low-power modes with power and clock gating for optimal peripheral activity and recovery times. Stop currents down to 2 µA, and run currents of <350 181="" a="" mhz="" with="" 4="" s="" wake-up="" from="" stop="" mode="" 10="">350> , , Full memory and analog operation down to 1.71 volts for extended battery life , , Low-leakage wake-up unit with up to eight internal modules and 16 pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes , , Low-power timer for continual system operation in reduced power state , ,Flash, SRAM and FlexMemory , , 128 KB - 512 KB flash. Fast access, high reliability with four-level security protection , , 32 KB-128 KB of SRAM , , FlexMemory: 32 bytes-4KB of user-segmentable byte write/erase EEPROM for data tables/system data. EEPROM with over 10M cycles and flash with 70 µsec write time (brownouts without data loss/corruption). No user or system intervention to complete programming and erase functions and full operation down to 1.71 volts. In addition, upto 256 KB can be used for extra program code, data or EEPROM backup , ,Mixed-Signal Capability , , Two high-speed 16-bit analog-to-digital converter (ADC) with configurable resolution. Single or differential output mode operation for improved noise rejection. 500 ns conversion time achievable with programmable delay block triggering , , Up two 12-bit digital-to-analog converter (DAC) for analog waveform generation for audio applications , , Three high-speed comparators providing fast and accurate motor over-current protection by driving PWMs to a safe state , , Analog voltage reference provides an accurate reference to analog blocks, ADC and DAC, and replaces external voltage references to reduce system cost , ,Performance , , ARM® Cortex™-M4 core with DSP, 100MHz clock, single cycle MAC, and single instruction multiple data (SIMD) extensions , , 16-channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput , , Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth , , Independent flash banks allow concurrent code execution and firmware updating with no performance degradation or complex coding routines , ,Timing and Control , , Up to three FlexTimers with a total of 12 channels. Hardware dead-time insertion and quadrature decoding for motor control , , Carrier modulator timer for infrared waveform generation in remote control applications , , Four-channel 32-bit periodic interrupt timer provides time base for RTOS task scheduler or trigger source for ADC conversion and programmable delay block , ,Human-Machine Interface , , Hardware touch-sensing interface with up to 16 inputs. Operates in all low power modes (minimum current adder when enabled). Hardware implementation avoids software polling method. High sensitivity level allows use of overlay surfaces upto 5 mm thick , , Flexible, low-power LCD controller with up to 320 segments (40x8 or 44x4). LCD blink mode enables low average power while remaining in low-power mode. Segment fail detect guards against erroneous readouts and reduces LCD test costs. Frontplane/b
拍明芯城微信图标

各大手机应用商城搜索“拍明芯城”

下载客户端,随时随地买卖元器件!

拍明芯城公众号
拍明芯城抖音
拍明芯城b站
拍明芯城头条
拍明芯城微博
拍明芯城视频号